


N-channel MOSFET


Features

- High ruggedness
- $R_{DS(ON)}$ (Max 0.012 Ω)@ $V_{GS}=10V$
- Gate Charge (Typical 65nC)
- Improved dv/dt Capability
- 100% Avalanche Tested



1. Gate 2. Drain 3. Source

BV_{DSS} : 55V
 I_D : 110A
 $R_{DS(ON)}$: 12 m Ω



General Description

This N-channel enhancement mode field-effect power transistor using SAMWIN semiconductor's advanced planar stripe, DMOS technology intended for battery Operated systems like a DC-DC converter motor control , ups ,audio amplifier. Also, especially designed to minimize $R_{DS(ON)}$, low gate charge and high rugged avalanche characteristics.

Order Codes

Item	Sales Type	Marking	Package	Packaging
1	SW P 3205	SW3205	TO-220	TUBE

Absolute maximum ratings

Symbol	Parameter	Value	Unit
V_{DSS}	Drain to Source Voltage	55	V
I_D	Continuous Drain Current (@ $T_C=25^\circ C$)	110*	A
	Continuous Drain Current (@ $T_C=100^\circ C$)	75*	A
I_{DM}	Drain current pulsed (note 1)	390	A
V_{GS}	Gate to Source Voltage	± 20	V
E_{AS}	Single pulsed Avalanche Energy (note 2)	668	mJ
E_{AR}	Repetitive Avalanche Energy (note 1)	56	mJ
dv/dt	Peak diode Recovery dv/dt (note 3)	4.5	V/ns
P_D	Total power dissipation (@ $T_C=25^\circ C$)	250	W
	Derating Factor above 25 $^\circ C$	2	W/ $^\circ C$
T_{STG}, T_J	Operating Junction Temperature & Storage Temperature	-55 ~ + 150	$^\circ C$
T_L	Maximum Lead Temperature for soldering purpose, 1/8 from Case for 5 seconds.	300	$^\circ C$

*. Drain current is limited by junction temperature.

Thermal characteristics

Symbol	Parameter	Value	Unit
R_{thjc}	Thermal resistance, Junction to case	0.45	$^\circ C/W$
R_{thcs}	Thermal resistance, Case to Sink	0.5	$^\circ C/W$
R_{thja}	Thermal resistance, Junction to ambient	62.5	$^\circ C/W$

Electrical characteristic ($T_C = 25^\circ\text{C}$ unless otherwise specified)

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
Off characteristics						
BV_{DSS}	Drain to source breakdown voltage	$V_{GS}=0V, I_D=250\mu A$	55	-	-	V
$\Delta BV_{DSS} / \Delta T_J$	Breakdown voltage temperature coefficient	$I_D=250\mu A$, referenced to 25°C	-	0.062	-	V/ $^\circ\text{C}$
I_{DSS}	Drain to source leakage current	$V_{DS}=55V, V_{GS}=0V$	-	-	1	μA
		$V_{DS}=48V, T_C=125^\circ\text{C}$	-	-	100	μA
I_{GSS}	Gate to source leakage current, forward	$V_{GS}=20V, V_{DS}=0V$	-	-	100	nA
	Gate to source leakage current, reverse	$V_{GS}=-20V, V_{DS}=0V$	-	-	-100	nA
On characteristics						
$V_{GS(TH)}$	Gate threshold voltage	$V_{DS}=V_{GS}, I_D=250\mu A$	2.0	-	4.0	V
$R_{DS(ON)}$	Drain to source on state resistance	$V_{GS}=10V, I_D = 55A$	-	8	12	m Ω
G_{fs}	Forward Transconductance	$V_{DS} = 20V, I_D = 55 A$	10	-	-	S
Dynamic characteristics						
C_{iss}	Input capacitance	$V_{GS}=0V, V_{DS}=25V, f=1\text{MHz}$	-	3240	4250	pF
C_{oss}	Output capacitance		-	780	1650	
C_{rss}	Reverse transfer capacitance		-	210	340	
$t_{d(on)}$	Turn on delay time	$V_{DS}=27.5V, I_D=110A, R_G=25\Omega$ (note 4、5)	-	30	-	ns
t_r	Rising time		-	100	-	
$t_{d(off)}$	Turn off delay time		-	150	-	
t_f	Fall time		-	95	-	
Q_g	Total gate charge	$V_{DS}=44V, V_{GS}=10V, I_D=110A$ (note 4、5)	-	65	100	nC
Q_{gs}	Gate-source charge		-	15	-	
Q_{gd}	Gate-drain charge		-	25	-	

Source to drain diode ratings characteristics

Symbol	Parameter	Test conditions	Min.	Typ.	Max.	Unit
I_S	Continuous source current	Integral reverse p-n Junction diode in the MOSFET	-	-	110	A
I_{SM}	Pulsed source current		-	-	390	A
V_{SD}	Diode forward voltage drop.	$I_S=110A, V_{GS}=0V$	-	-	1.5	V
T_{rr}	Reverse recovery time	$I_S=110A, V_{GS}=0V,$	-	35	-	ns
Q_{rr}	Breakdown voltage charge	$dI_F/dt=100A/\mu s$	-	45	-	nC

※. Notes

1. Repetitive rating : pulse width limited by junction temperature.
2. $L = 110\mu H, I_{AS} = 110A, V_{DD} = 25V, R_G=25\Omega$, Starting $T_J = 25^\circ\text{C}$
3. $I_{SD} \leq 110A, di/dt = 100A/\mu s, V_{DD} \leq BV_{DSS}$, Starting $T_J = 25^\circ\text{C}$
4. Pulse Test : Pulse Width $\leq 300\mu s$, duty cycle $\leq 2\%$
5. Essentially independent of operating temperature.

Fig. 1. On-state characteristics




Fig. 2. On-resistance variation vs. drain current and gate voltage




Fig. 3. Gate charge characteristics




Fig. 4. On state current vs. diode forward voltage




Fig 5. Breakdown Voltage Variation vs. Junction Temperature




Fig. 6. On resistance variation vs. junction temperature




Fig. 7. Maximum safe operating area (TO-220)




Fig. 8. Transient thermal response curve




Fig. 9. Gate charge test circuit & waveform




Fig. 10. Switching time test circuit & waveform




Fig. 11. Unclamped Inductive switching test circuit & waveform




Fig. 12. Peak diode recovery dv/dt test circuit & waveform

